LHLD

By
Syntax: LHLD 16-bit
Where 16-bit is for memory location.
Byte: 3byte
Addressing Mode: Direct Addressing
Working: for execution of this instruction, microprocessor will allocate first byte for opcode, second byte for lower order address and third byte for higher order.
During execution, microprocessor will access to consecutive locations specified by the oprand and a location next to the specified one. I.e. tow consecutive locations.
The content of first memory location will be moved to lower order Register of the pair. (Rlp)
The content of next consecutive memory location will be moved to Higher Order Register of the pair. (Rhp).
Example: LHLD  A000H 
where [A000H] = 11 H
            [A001H] = 22H

After execution of LHLD A000H
[L]= 11H & [H] = 22H





Comments

Post a Comment

Popular posts from this blog

SBB

By
Syntax: SBB R Where R can be any of the general purpose registers (A,B,C,D,E,H andL) Byte: 1byte Addressing Mode: Register   Addressing Working:  1.  2. A= A- R-b 3.  4. Flag Example: SBB D where  [D] = 10H , [A]= 22H and [c flag]= 1 After execution of SBB  B [A] = 11H  [D] = 10H // A= A-R-b => 22-10-1 =11H Program: write an ALP for subtraction of values present in Registers A ,B and C. Where A carries 44H and B carries 30H and C carries 10H. Store result at memory location 5000H. Label  Mnemonics  Comments Start: SUB B ;  a=a - b// 44-30= 14h            SBB  C ;  a= a - c - cy... A= 14-10-0 = 4h           STA 5000H   Stop: HLT Output: [5000H]= 04H      
Read more