Logical Group Of Instruction

By

ANA

ORA

XRA

ANI

ORI

XRI

CMP

CPI 

RLC

RRC

RAL

RAR

CMA

CMC

STC

 

Comments

Post a Comment

Popular posts from this blog

LDAX

By
Syntax: LDAX Rhp Where  Rhp is higher order register  the pair. (HL, BC or DE) Byte: 1byte Addressing Mode: Register Indirect Addressing Working:  for execution of this instruction, microprocessor will allocate first byte for opcode and the operand is register which don't need allocation. Example: LDAX B where [C]= 50H [B] = 20 H [2050H]= 88H After execution of LDAX B [A]= 88 H
Read more

ANI

By
  Syntax: ANI 8-bit Where 8- bit is an immediate operand data. Byte: 2byte Addressing Mode: Immediate Addressing Working:  1.This is 2 byte instruction. 2. Microprocessor will allocate first byte for opcode and second byte for immediate data. 3. During execution of this instruction, microprocessor will perform Logical ANDing operation between content of Accumulator and Immediate data. 4. S, Z and  P  are modified . Cy is reset(Cy=0) and Ac is set (Ac=1) . Example: ANI 22H where [A]= 11H After execution of ANI 22H [A] = 00H     A= 11 =  0001 0001  =  22 =  0010 0010  A=00    0000  0000 FLAG=  01 0 1 0 0 0 0 = 50H
Read more

Branching Group Of Instruction

By
 JUMP Instruction 1. JMP       : Unconditional Conditional Jump 1. JNZ        2. JZ  3. JNC 4. JC 5. JPO 6. JPE 7. JP 8. JM CALL Instruction   1.  CALL      : Unconditional Conditional Call 1. CNZ        2. CZ  3. CNC 4. CC 5. CPO 6. CPE 7. CP 8. CM   Return Instruction 1. RET       : Unconditional Conditional Return 1. RNZ        2. RZ  3. RNC 4. RC 5. RPO 6. RPE 7. RP 8. RM Restart Instruction  RST n ......(8 -restart instruction in 8085) 1. RST 0 2. RST 1 3. RST 2 4. RST 3 5. RST 4 6. RST 5 7. RST 6 8. RST 7 PCHL ( LOAD PROGRAM COUNTER WITH HL )             
Read more