Logical Group Of Instruction

By

ANA

ORA

XRA

ANI

ORI

XRI

CMP

CPI 

RLC

RRC

RAL

RAR

CMA

CMC

STC

 

Comments

Post a Comment

Popular posts from this blog

INR

By
Syntax: INR R Where R can be any of the general purpose registers (A,B,C,D,E,H andL) Byte: 1byte Addressing Mode: Register   Addressing Working:  1.  2.  3.  4. Flag Example: INR B   Where [B]= 10H After execution of INR B  [B]= 11H
Read more

INX

By
Syntax: INX Rhp Where Rhp is the higher order register of the pair BC or DE or HL. Byte: 1byte Addressing Mode: Register   Addressing Working:  1.  2.  3.  4. Flag Example: INX H Where [HL]= 1000H After execution of  INX H  [HL]= 1001H
Read more

XRA

By
  Syntax: XRA R Where R can be any of the general purpose registers (A,B,C,D,E,H and L) Byte: 1byte Addressing Mode: Register   Addressing Working:  1.This is 1 byte instruction. 2. Microprocessor will allocate first byte for opcode during execution. 3. During execution of this instruction, microprocessor will perform Logical XORing operation between content of Accumulator and operand register. 4. S, Z and  P  are modified . Cy and Ac are reset .   Example: XRA B where  [B] = 52H  and [A]= 11H After execution of XRA B [A] = 43H [B] = 22H     A= 11 =  0001 0001 B= 52 =  0101 0010    A=43    0100  0011       FLAG = 00 0 0 0 0 0 0 = 0 0H  
Read more