Arithmetic Group of Instructions

By
1. ADD
2. ADI
3. ADC
4. ACI

5. SUB
6. SUI
7. SBB
8. SBI

9. INR
10. DCR
11. INX
12. DCX

13. DAD
14. DAA

Comments

Post a Comment

Popular posts from this blog

LDA

By
Syntax: LDA 16-bit Where  16-bit is for memory location. Byte: 3byte Addressing Mode: Direct Addressing Working:  for execution of this instruction, microprocessor will allocate first byte for opcode, second byte for lower order address and third byte for higher order. Example: LDA 4000H   where [4000H] = A0 H After execution of LDA 4000H [A]= A0 H
Read more

ORA

By
  Syntax: ORA R Where R can be any of the general purpose registers (A,B,C,D,E,H and L) Byte: 1byte Addressing Mode: Register   Addressing Working:  1.This is 1 byte instruction. 2. Microprocessor will allocate first byte for opcode during execution. 3. During execution of this instruction, microprocessor will perform Logical ORing operation between content of Accumulator and operand register. 4. S, Z, P are modified. Cy and Ac are reset . Example: ORA B where  [B] = 22H  and [A]= 11H After execution of ORA B [A] =33 H [B] = 22H     A= 11 =  0001 0001 B =  22 =0010 0010  A=33= 0011  0011 FLAG= 00 0 0 0 1 0 0 = 04H
Read more

LHLD

By
Syntax: LHLD 16-bit Where  16-bit is for memory location. Byte: 3byte Addressing Mode: Direct Addressing Working:  for execution of this instruction, microprocessor will allocate first byte for opcode, second byte for lower order address and third byte for higher order. During execution, microprocessor will access to consecutive locations specified by the oprand and a location next to the specified one. I.e. tow consecutive locations. The content of first memory location will be moved to lower order Register of the pair. (Rlp) The content of next consecutive memory location will be moved to Higher Order Register of the pair. (Rhp). Example: LHLD  A000H   where [A000H] = 11 H             [A001H] = 22H After execution of LHLD A000H [L]= 11H & [H] = 22H
Read more